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Abstract High-speed electronic integrated circuits are essential to the development of new fiber-optic 
communication systems. Close integration and co-design of photonic and electronic devices are 
becoming more and more a necessity to realize the best performance trade-offs. This paper presents 
our most recent results and a brief introduction to our research in recently started EU projects. 
Introduction 
Optical data transmission is the key to high-
bandwidth energy-efficient communication to 
satisfy the ever increasing capacity demands of 
today’s ICT infrastructure. Commercial fiber-
optic solutions are already well established in 
long-reach core, metro and access networks, 
while research in these fields continues to make 
impressive progress. Nowadays, fiber-optic 
technology is also entering shorter-reach 
applications supported by intensive research 
programs on e.g. datacenter and high-
performance computing systems such as optical 
backplanes and active optical cables.  
Thanks to the miniaturization of photonic 
technologies and advances in packaging, low-
power consumption and very high bandwidth 
components are becoming available which will 
gradually replace purely electrical links as their 
practical limits are reached. Nevertheless, high-
speed electronic circuits remain crucial to the 
success of optical interconnections, not only to 
generate, process and store huge amounts of 
data, but also to interface between two very 
different worlds: the purely digital CMOS and the 
rather analog opto-electronic (E/O and O/E) 
devices, e.g. lasers/modulators and their 
respective drivers as well as photodiodes and 
receivers. These high-speed opto-electronic 
devices are the main topic of this paper. 
Co-design of electronics and photonics 
Dedicated analog or mixed-signal circuits are 
needed to obtain the best cost-performance-
power trade-off, taking into account the system 
requirements, modulation scheme and photonic 
components used. The most critical point is the 
interconnection between driver and 
modulator/laser and between photodiode and 
transimpedance amplifier (TIA). First of all, 
bringing electronics and photonics close 
together is important to minimize electrical 
parasitics (e.g. inductance and capacitance) that 
would otherwise reduce the bandwidth or 
require transmission line interconnects (with 
considerable power dissipation in their 
termination resistors). Excessive parasitics can 
also strongly impact the stability and, 
consequently, the sensitivity of the TIA. Due to 
the dense integration, it is often impossible to 
integrate a bias tee in between the electronic 
 
Fig. 1: Co-simulation and co-optimization of electronics, photonics, and interconnects 
and photonic components, requiring a DC-
coupled design. Additionally, compact, low-
power and low-cost multi-channel transmitter 
and receiver modules are an absolute necessity 
for high-speed short-links. The close integration 
of several driver and TIA circuits on a single chip 
poses several design challenges e.g. low power 
consumption to alleviate thermal issues, small 
footprint and low RF crosstalk. 
Fig. 1 schematically represents a co-simulation 
and co-optimization process of electronics, 
photonics and interconnects. Typically, each 
aspect requires a dedicated simulation tool. The 
resulting equivalent models, however, can be 
imported in a professional integrated circuit (IC) 
design environment such as Cadence Virtuoso, 
Mentor IC station or Agilent ADS to run co-
simulations.  In this way, there is no need for a 
pre-defined impedance level (typ. 50Ohm) for 
the RF interfaces because high-speed 
electronics and photonics can be co-optimized 
with interconnect parasitics.  
28Gb/s low-power EAM driver arrays for 
inter-datacenter point-to-point links 
Within FP7 ICT project C3PO
1
, we developed a 
10×11Gb/s electroabsorption modulator (EAM) 
driver array, a 2×28Gb/s duobinary EAM driver 
array and a 4×28Gb/s TIA array in a 130nm 
SiGe BiCMOS technology. It was shown that the 
concurrent design improves optoelectronic 
performance by co-optimising the key 
parameters of these E/O and O/E devices. In 
particular, the co-design of the driver arrays, the 
interconnection to the EAM and the high 
(250Ohm) drive impedance allows for a drastic 
reduction of the 10×11Gb/s driver array’s power 
consumption (merely 2.2W in total or 220mW 
per 11Gb/s channel at 2.5Vpp single-ended 
drive)
2
.  
 
(a) 
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Fig. 2: (a) Simplified duobinary driver block diagram 
(b) Test setup with nested Mach-Zehnder modulators 
For the 28Gb/s duobinary driver, shown in Fig. 2 
(a), the focus was not only on power 
consumption reduction, but also on the efficient 
and reliable on-chip conversion of NRZ data to 
duobinary signals. The selected technique is 
robust against temperature, process and supply 
variations and allows operation over a range of 
data rates, which is not possible with 
conventional approaches based on low-pass 
filters
3
. The electrical test board, without optical 
modulators, is shown in Fig. 3. Clean eye 
diagrams were obtained for differential drive 
voltages from 3Vpp up to 6Vpp, as shown in Fig. 
4. Though the duobinary encoder and precoder 
contribute 120mW to the power consumption, 
the IC power-per-bit performance remains well 
below the state-of-the-art (i.e. 650mW/channel 
at 6Vpp, 330mW at 3Vpp).  
 
Fig. 3: Two channel 28Gb/s duobinary driver 
electrical test board and die micrograph 
To generate an optical duobinary signal, a 
Fujitsu nested Mach Zehnder modulator was 
used as shown in Fig. 2(b). The optical 
duobinary signal was decoded by a 20GHz 
83440C photodiode, restoring the original 
28Gb/s NRZ eye diagram, shown in Fig. 5. From 
this experiment, it is expected that the ongoing 
integration with a more efficient EAM–based 
duobinary transmitter will give excellent results 
as well
4
. 
  
(a) 3Vpp, 300mV/div               (b) 4Vpp, 632mV/div 
  
(c) 5Vpp, 632mV/div                (d) 6Vpp, 1V/div 
Fig. 4: Duobinary 28Gb/s electrical differential drive 
signals for different outputs (time scale 10ps/div) 
VCSEL driver and TIA arrays  
VCSEL technology has been the main 
workhorse in optical interconnects due to the 
inherent low cost, high yield, low power 
consumption and reliability. Multi-mode VCSELs 
emitting at 850nm, as the most mature, have 
already found their way to commercial 
applications whereas single-mode long-
wavelength VCSELs have been identified as a 
migration step, promising higher modulation 
speeds and longer reach, essential for future 
warehouse-scale mega-datacenters and 
campus networks
5
.  
 
Fig. 5: Back-to-back 28Gb/s eye after O/E conversion 
(10ps/div, 50mV/div) 
The fastest NRZ directly modulated 850nm 
VCSEL driver reported so far operates at 
56.1Gb/s and consumes 682mW
6
. Lower power 
consumption is needed to integrate a 
considerable number of drivers in an array to 
cost-effectively scale up the total transmission 
capacity. Figure 6 shows a simulation of a low-
power driver under development with integrated 
equalizer. In this simulation, the VCSEL driver 
circuit was driving a bandwidth-limited VCSEL 
(~17GHz) with a 40Gb/s 2
7
-1 PRBS NRZ signal. 
Fig. 6(a) and 6(b) show the simulated drive 
current and VCSEL optical output without any 
equalization. The VCSEL bandwidth limitation 
results in inter-symbol interference (ISI) and 
degrades the output signal quality, as shown in 
Fig. 6(b). By applying a one-tap feedforward 
equalizer filter, the driver current waveform was 
pre-distorted (Fig. 6(c)), to improve the high-
speed signal quality of the VCSEL output. In Fig. 
6(d), the output peak-to-peak jitter has been 
reduced considerably while the vertical eye 
height improvement is more than 3dB.   
Besides NRZ, PAM-4 modulation is receiving a 
lot of interests for VCSEL links. For example, 
recent experiments using long-wavelength 
VCSELs have demonstrated transmission rates 
up to 100Gb/s
7
, based on PAM-4 modulation 
generated with a power combiner, linear 
amplifiers, a bias tee, FEC and offline 
equalization. Power-efficient generation of PAM-
4 on a driver chip with multiple channels 
requires a different approach, which is also one 
of our ongoing research activities.  
Our VCSEL driver array and associated TIA 
array designs are being developed within the 
recently started FP7 projects Phoxtrot
8
 and 
Mirage
9
, focusing on cost- and energy-efficient 
Tb/s scale photonic interconnects for data 
centers and high-performance computing 
systems. 
 
Fig. 6: Transistor-level simulation of a VCSEL driver 
with 1-tap FFE equalization: drive current and VCSEL 
optical output, (a) (b) without FFE (c) (d) with FFE 
Conclusions 
This paper discussed various aspects of the 
design of high-speed electronics for short optical 
links. Our most recent results of a 2x28Gb/s 
duobinary driver, with record low power 
consumption, are presented and some recently 
started activities are introduced.  
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